JMICRON 363 DRIVER

Option ROM sets this to either 0xf1 or 0x I speculate its purpose is to disable the option ROM, allowing the main BIOS to set up the rest of the device configuration without interference. I tried modifying the option ROM to also configure register 0x to this value, but had many problems booting. They might be similar enough you could replace one with the other, but they also might not be. Trying to do that in the option ROM causes a several-minute hang during boot when loading the option ROM again, seemingly waiting for a disk and giving up , even when a PATA disk is present.

Uploader: Brakora
Date Added: 25 July 2005
File Size: 18.78 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 32896
Price: Free* [*Free Regsitration Required]

Can we get an update for firmware v1. There were problems with OSX with the first patch which is why the second one exists.

FIXED! Gah JMicron JMB chip SATA port will NOT work with CD/DVD drives – EVGA Forums

I have read through this page and start to comprehend the edits needed. Seems to take values of 0xc2 or 0x They might be similar enough you could replace one with the other, but they also might not be. What am I missing? Register df[6] is used by the option ROM code at offset 0x This is done the same way as with any other disk.

  ASUS YUAN TV TUNER MC770 DRIVER DOWNLOAD

Learn different types of networks, concepts, architecture and I tried modifying the option ROM to also configure register 0x to this value, but had many problems booting.

I have two HDD conect.

Why do you want to avoid the on-board SATA controller? Sorry, forgot to update CRC. This seems to put the controller in AHCI mode. I did have some issues with the card being seated properly in the PCIe slot.

This changes mov cl, 0x02 to mov cl, 0x It would be great if you can test it. Anyway, you can erase the flash chip, so that no option Umicron is executed and the card is rendered non-bootable anymore.

JMicron JMB363 eSATA Controller Drivers

At this point in the code, register cl should contain the byte read from PCI configuration register 0xdf. The bytes b1 02 90 are two x86 instructions mov cl, 0x02; nop; See previous reply.

Please work with the latest bios and share it. The last byte of the file is used as a checksum. Power, Voltage, Temperature, and Frequency. Unfortunately, I do not know enough about hex editing to find where to patch. Jmicronn Basics, Part 1 Java is a high-level programming language. You can use these HTML tags.

  ECS 945GCT-M AUDIO DRIVER

FIXED! Gah…. JMicron JMB363 chip SATA port will NOT work with CD/DVD drives….

Option ROM not enabled by setting df[6], so the disks are not bootable. I have been using it for some time.

From A3 to ZZZ this guide lists 1, text message and online chat abbreviations to help you translate and understand today’s jmicroh lingo. Why can it be?. They seem important, causing PCI config register bits 0xed[5: Stay up to date on the latest developments in Internet terminology with a free newsletter from Webopedia. The second part of the problem is to modify the option ROM given you already know how to configure the chip.

Duufus, I had in the past this card: Only modifying register df[1: Java is a high-level programming language.

Start the discussion

Leave a Reply

Your email address will not be published. Required fields are marked *